From professional translators, enterprises, web pages and freely available translation repositories.
hypertransport suporta uma largura de banda determinada automaticamente, que varia entre 2 e 32 bits por link.
hypertransport supports an autonegotiated bit width, ranging from 2 to 32 bits per link; there are two unidirectional links per hypertransport bus.
hypertransport também tem sido usado pelo ibm utilizados pela apple para os power mac g5 máquinas, bem como uma série de modernas mips sistemas.
hypertransport has also been used by ibm and apple for the power mac g5 machines, as well as a number of modern mips systems.
amd lançou uma iniciativa denominada torrenza em 21 de setembro de 2006, para promover ainda mais o uso do hypertransport para cartões de plug-in e coprocessadores .
amd started an initiative named torrenza on september 21, 2006 to further promote the usage of hypertransport for plug-in cards and coprocessors.
=== router or switch ===hypertransport também pode ser utilizado com barramento em rounter e switch(rotiadores e interruptores).
===router or switch bus replacement===hypertransport can also be used as a bus in routers and switches.
recentemente, coprecessadores, como fpgas têm mostrado que pode acessar o barramento hypertransport assim tornando-se cidadãos de primeira classe na placa-mãe.
recently, co-processors such as fpgas have appeared that can access the hypertransport bus and become first-class citizens on the motherboard.
hypertransport também suporta mensagens de gerenciamento do sistema, interrupções de sinalização, emitindo sondas para dispositivos adjacentes ou processadores, i/o operações e transações de dados gerais.
hypertransport also supports system management messaging, signaling interrupts, issuing probes to adjacent devices or processors, i/o transactions, and general data transactions.
a amd usa o hypertransport para substituir o barramento frontal em seu opteron , athlon 64 , athlon ii , sempron 64 , turion 64 , phenom , phenom ii e fx famílias de microprocessadores.
amd uses hypertransport to replace the front-side bus in their opteron, athlon 64, athlon ii, sempron 64, turion 64, phenom, phenom ii and fx families of microprocessors.
em sistemas multi-processador (mais de um opteron numa única motherboard), os processadores comunicam através da direct connect architecture sobre links hypertransport de alta velocidade.
===multi-processor features===in multi-processor systems (more than one opteron on a single motherboard), the cpus communicate using the direct connect architecture over high-speed hypertransport links.
* controlador de memória: dual channel ddr2-1066 mhz (am2+), dual channel ddr3-1333 (am3)* instruções presentes: mmx, extended 3dnow!, sse, sse2, sse3, sse4a, amd64, cool'n'quiet, nx bit, amd-v* soquete am2+, soquete am3, hypertransport com 2 ghz* consumo (thermal design power/tdp): 95 e 125 watts.
* memory controller: dual channel ddr2-1066 mhz (am2+), dual channel ddr3-1333 (am3) with unganging option* mmx, extended 3dnow!, sse, sse2, sse3, sse4a, amd64, cool'n'quiet, nx bit, amd-v* socket am2+, socket am3, hypertransport with 1.8 to 2 ghz* die size: 258 mm²* power consumption (tdp): 65, 95, 125 and 140 watt* first release** 8 january 2009 (c2 stepping)* clock rate: 2.5 to 3.7 ghz* models: phenom ii x4 805 to 980 be except phenom ii x4 840t, phenom ii x4 960t be and phenom ii x4 970 be (e0 stepping)===heka===* three amd k10 cores using chip harvesting technique, with one core disabled* 45 nm soi with immersion lithography* l1 cache: 64 kb + 64 kb (data + instructions) per core* l2 cache: 512 kb per core, full-speed* l3 cache: 6 mb shared among cores* memory controller: dual channel ddr2-1066 mhz (am2+), dual channel ddr3-1333 (am3) with unganging option* mmx, extended 3dnow!, sse, sse2, sse3, sse4a, amd64, cool'n'quiet, nx bit, amd-v* socket am3, hypertransport with 2 ghz* power consumption (tdp): 65 and 95 watt* first release** 9 february 2009 (c2 stepping)* clock rate: 2.5 to 3.0 ghz* models: phenom ii x3 705e to 740===callisto===* two amd k10 cores using chip harvesting technique, with two cores disabled (can sometimes be unlocked)* 45 nm soi with immersion lithography* l1 cache: 64 kb + 64 kb (data + instructions) per core* l2 cache: 512 kb per core, full-speed* l3 cache: 6 mb shared between cores* memory controller: dual channel ddr2-1066 mhz (am2+), dual channel ddr3-1333 (am3) with unganging option* mmx, extended 3dnow!, sse, sse2, sse3, sse4a, amd64, cool'n'quiet, nx bit, amd-v* socket am3, hypertransport with 2 ghz* power consumption (tdp): 94 watt (c2 stepping) and 80 watt (c3 stepping)* first release** 1 june 2009 (c2 stepping)* clock rate: 3.0 to 3.5 ghz* models: phenom ii x2 545 to 570 be==see also==* list of amd phenom microprocessors* list of amd fx microprocessors==external links==* amd phenom ii web page